

class B Tech 3<sup>rd</sup> year  
Sust AD DV

Faculty: Mandeep Singh

Date 2/4/2020



CPLD (Complex Programmable Logic Device):

Using ROM, PLA, PAL to implement a Combinational circuit is fairly straightforward and easy to do. These devices can be used to implement the circuit

that do not require more no. of I/P, O/P product terms that are provided in a chip.

These chips are limited to fairly modest sizes. Typically supporting a combinatorial no. of I/P plus O/P of not more than 32. However to implement a sequential circuit or a more

complex combinatorial circuit may require more sophisticated and larger programming device.

The CPLD is capable to implement a circuit with upward 10,000 logic gates and logic capacity upto 50 single single s.p.o.

Xilinx the world largest manufacturer.


of programmable semiconductor introduces

two main families XC6000 and XC9500.

offering the 7200 series originally marketed

logic as the Super EPL and 7300 developed by Xilinx

2.2.5 PIN OUT DIAGRAM OF CPLD (XC9572-15PC4)



**FIG NO.1**

**VCC = Dedicated Power Pin**

**GND = Dedicated Ground Pin**

**TDI = Test Data In, JTAG pin**

**TDO = Test Data Out, JTAG pin**

**TCK = Test Clock, JTAG pin**

**TMS = Test Mode Select, JTAG pin**

**PROHIBITED = User reserved pin**

**D0-D32=input pins**

Xilinx XC9500 CPLD family (XC9500XL &

XC9500XV families)

XC9500 CPLD family provide advanced in system programming and test capabilities for high performance, general purpose integration. All devices are in-system programmable for a

minimum of 10,000 program/erase cycle.

IEEE 1149.1 (JTAG) boundary scan support is

also included on all family members. 356  
576 registers & 800 to over 12,800 usable gates.

PBT & Product Form Allocator

& Programmable AND array.

\* 18 independent macro cells each capable of implementing a combinational or registered function.

## STEPS TO USE XILINX AND PROGRAM THE CPLD DEVICE:-

**Step 1:** Start the Xilinx Project Navigator by using the desktop shortcut or by using

Start->programs-> Xilinx ISE->Project Navigator.

**Step 2:** In the project Navigator window go to FILE->New project  
Give a specific project name and project location. Then click next.

## FOR CPLD DEVICE SETTING:

Product Category: All

Family: xc9500CPLDs

Device: xc9572

Package: PC44

Speed: -10




FIG NO.3

then click next. In next window, click on new source. A new source wizard window will appear on screen. Here select VHDL module and give a particular file name and click next.




FIG NO.4

Step 4:- Define the ports in this window and click next.

Now press finish.

Then click next-->next-->finish.






FIG NO.6

Step6: . Simulate the design using Modelsim.




FIG NO.7


entity->Finish->Give inputs-> Click on simulate behavioral model->see the output.

Synthesis the design using XST.

I/O Pins  
Global Logic  
Logic

Design Object List - I/O Pins


I/O Name	I/O Direction	Loc	Bank	I/O Std.	Vref
a	Input	p111	BANK		
b	Input	p110	BANK		
c	Output	p71			




Package View Architecture View

start | Keyboard | Adobe ... | Minx - L... | New Mic... | Xerox P...

FIG NO.8 UCF window



then go to startup option and select JTAG clock.



and\_gate.vhd Design Summary

Process "Generate Programming File" completed successfully  
 Process "Configure Device (iMPACT)" completed successfully




FIG NO.10

**Step10:** Run the Xilinx implementation Tools.

Once synthesis is complete, you can place and route your design.